Retargetable Program Profiling Using High Level Processor Models
نویسندگان
چکیده
Program profiling helps in characterizing program behavior for a target architecture. We have implemented a retargetable simulation driven code profiler from a high-level processor description language, Sim-nML. A programming interface has been provided for building customized profilers. The retargetability makes the profiling tool independent of the target instruction set.
منابع مشابه
Retargetable Cache Simulation Using High Level Processor Models
During processor design, it is often necessary to evaluate multiple cache configurations. This paper describes the design and implementation of a retargetable on-line cache simulator. The cache simulator has been implemented using a retargetable instruction set simulator from the SimnML [9] processor description language. The retargetability helps in cache simulation and evaluation much before ...
متن کاملProcessor Models for Retargetable Tools
This paper describes a methodology for developing processor specific tools such as assemblers, disassemblers, processor simulators, compilers etc., using processor models in a generic way. The processor models are written in a language called Sim-nML [1] which is powerful enough to capture the instruction set architecture of a processor. We describe a few tools in this paper which can be retarg...
متن کاملA BDD - based Frontend for Retargetable
In this paper we present a uniied frontend for retargetable compilers that performs analysis of the target processor model. Our approach bridges the gap between structural and behav-ioral processor models for retargetable compilation. This is achieved by means of instruction set extraction. The extraction technique is based on a BDD data structure which signiicantly improves control signal anal...
متن کاملCooperation of Synthesis, Retargetable Code Generation and Test Generation in the MSS
This paper demonstrates how the di erent tools in the MIMOLA hardware design system MSS are used during a typical design process. Typical design processes are partly automatic and partly manual. They include high-level synthesis, manual postoptimization, retargetable code generation, testability evaluation and simulation. The paper demonstrates how consistent tools can help to solve a variety o...
متن کاملA retargetable VLIW compiler framework for DSPs withinstruction-level parallelism
A standard design methodology for embedded processors today is the system-on-a-chip design with potentially multiple heterogeneous processing elements on a chip, such as a very long instruction word (VLIW) processor, digital signal processor (DSP), and field-programmable gate array. To be able to program these devices, we need compilers that are capable of generating efficient code for the diff...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2001